

Clean Copy of Claims, with Claims Corresponding to Elected Species Bolded

30. A method of etching a semiconductor wafer comprising a silicon oxide layer formed over a silicon nitride layer, the method comprising plasma etching the silicon oxide layer in an etchant environment comprising a fluorohydrocarbon, wherein the fluorohydrocarbon contains at least as many hydrogen atoms as fluorine atoms, and wherein the etchant environment provides silicon oxide-to-silicon nitride selectivity.
31. The method of claim 30, wherein the fluorohydrocarbon is CH₃F.
32. The method of claim 30, wherein the fluorohydrocarbon contains the same number of hydrogen and fluorine atoms
33. The method of claim 32, wherein the fluorohydrocarbon is CH₂F₂.
34. The method of claim 30, wherein the etchant environment further comprises a fluorinated gas.
35. The method of claim 34, wherein the fluorinated gas is selected from the group consisting of CF₄ and CHF₃.
36. The method of claim 34, wherein the etchant environment further comprises an inert gas.
37. The method of claim 36, wherein the inert gas is argon.
38. The method of claim 30, wherein the silicon oxide layer is formed directly above the silicon nitride layer.
39. The method of claim 30, wherein the silicon oxide is selected from the group consisting of undoped silicon oxide and doped silicon oxide.
40. The method of claim 30, wherein the silicon nitride layer is formed with an uneven topography.
41. The method of claim 30, wherein the semiconductor wafer further comprises two polysilicon conductors, wherein the silicon nitride layer is formed above the polysilicon conductors, and wherein the plasma etching forms an opening in the silicon oxide between the polysilicon conductors.

42. The method of claim 30, further comprising heating the semiconductor wafer during plasma etching.

43. The method of claim 42, wherein the semiconductor wafer is heated to between about 20 and 80 degrees C.

44. The method of claim 42, wherein the semiconductor wafer is heated to between about 30 and 60 degrees C.

45. The method of claim 42, wherein the semiconductor wafer is heated to between about 35 and 50 degrees C.

46. The method of claim 42, wherein the semiconductor wafer is heated by heating an electrode adjacent to the semiconductor wafer.

47. The method of claim 46, wherein the electrode is heated to between about 20 and 80 degrees C.

48. The method of claim 46, wherein the electrode is heated to between about 30 and 60 degrees C.

49. The method of claim 46, wherein the electrode is heated to between about 35 and 50 degrees C.

50. The method of claim 42, wherein the method is performed within an etch chamber comprising a wafer chuck for holding the semiconductor wafer and an etch chamber side wall, and wherein heating the semiconductor wafer involves heating the wafer chuck.

51. The method of claim 50, wherein the wafer chuck is heated to at least about 30 degrees Celsius.

52. The method of claim 50, wherein the wafer chuck is heated to from about 30 to about 100 degrees Celsius.

53. The method of claim 42, wherein the method is performed within an etch chamber comprising a wafer chuck for holding the semiconductor wafer and an etch chamber side wall, and wherein heating the semiconductor wafer involves heating the etch chamber side wall.

54. The method of claim 53, wherein the side wall is heated to at least about 50 degrees Celsius.

55. The method of claim 54, wherein the side wall is heated to from about 50 to 100 degrees Celsius.

56. The method of claim 42, wherein the method is performed within an etch chamber comprising a wafer chuck for holding the semiconductor wafer and an etch chamber side

wall, and wherein heating the semiconductor wafer involves heating the wafer chuck and heating the etch chamber side wall.

57. The method of claim 56, wherein the wafer chuck is heated to at least about 30 degrees Celsius, and wherein the side wall is heated to at least about 50 degrees Celsius.

58. The method of claim 56, wherein the wafer chuck is heated to from about 30 to about 100 degrees Celsius.

59. The method of claim 56, wherein the side wall is heated to from about 50 to 100 degrees Celsius.

60. The method of claim 30, wherein the silicon oxide-to-silicon nitride selectivity is greater than or equal to 10-to-1.

61. The method of claim 30, wherein the silicon oxide-to-silicon nitride selectivity is greater than or equal to 20-to-1.

62. The method of claim 30, wherein the silicon oxide-to-silicon nitride selectivity is greater than or equal to 30-to-1.

63. A method of etching a semiconductor wafer comprising a silicon oxide layer formed over a silicon nitride layer, the method comprising plasma etching the semiconductor wafer in an etchant environment, wherein the method comprises heating the semiconductor wafer during plasma etching to increase the silicon oxide-to-silicon nitride selectivity.

64. The method of claim 63, wherein the etchant environment comprises a fluorohydrocarbon, wherein the fluorohydrocarbon contains at least as many hydrogen atoms as fluorine atoms.

65. The method of claim 64, wherein the fluorohydrocarbon is CH₃F.

66. The method of claim 63, wherein the etchant chemistry comprises a fluorohydrocarbon, wherein the fluorohydrocarbon contains the same number of hydrogen and fluorine atoms.

67. The method of claim 66, wherein the fluorohydrocarbon is CH₂F₂.

68. The method of claim 63, wherein the etchant environment further comprises a fluorinated gas.

69. The method of claim 68, wherein the fluorinated gas is selected from the group consisting of CF₄ and CHF₃.

70. The method of claim 68, wherein the etchant environment further contains an inert gas.

71. The method of claim 70, wherein the inert gas is argon.

72. The method of claim 63, wherein the semiconductor wafer is heated to between about 20 and 80 degrees C.

73. The method of claim 63, wherein the semiconductor wafer is heated to between about 30 and 60 degrees C.

74. The method of claim 63, wherein the semiconductor wafer is heated to between about 35 and 50 degrees C.

75. The method of claim 63, wherein the semiconductor wafer is heated by heating an electrode adjacent to the semiconductor wafer.

76. The method of claim 75, wherein the electrode is heated to between about 20 and 80 degrees C.

77. The method of claim 75, wherein the electrode is heated to between about 30 and 60 degrees C.

78. The method of claim 75, wherein the electrode is heated to between about 35 and 50 degrees C.

79. The method of claim 63, wherein the method is performed within an etch chamber comprising a wafer chuck for holding the semiconductor wafer and an etch chamber side wall, and wherein heating the semiconductor wafer involves heating the wafer chuck.

80. The method of claim 79, wherein the wafer chuck is heated to at least about 30 degrees Celsius.

81. The method of claim 79, wherein the wafer chuck is heated to from about 30 to about 100 degrees Celsius.

82. The method of claim 63, wherein the method is performed within an etch chamber comprising a wafer chuck for holding the semiconductor wafer and etch chamber side wall, and wherein heating the semiconductor wafer involves heating the etch chamber side wall.

83. The method of claim 82, wherein the side wall is heated to at least about 50 degrees Celsius.

84. The method of claim 82, wherein the side wall is heated to from about 50 to 100 degrees Celsius.

85. The method of claim 63, wherein the method is performed within an etch chamber comprising a wafer chuck for holding the semiconductor wafer and an etch chamber side wall, and wherein heating the semiconductor wafer involves heating the wafer chuck and heating the etch chamber side wall.

86. The method of claim 85, wherein the wafer chuck is heated to at least about 30 degrees Celsius, and wherein the side wall is heated to at least about 50 degrees Celsius.

87. The method of claim 85, wherein the wafer chuck is heated to from about 30 to about 100 degrees Celsius.

88. The method of claim 85, wherein the side wall is heated to from about 50 to 100 degrees Celsius.

89. The method of claim 63, wherein the silicon oxide-to-silicon nitride selectivity is greater than or equal to 10-to-1.

90. The method of claim 63, wherein the silicon oxide-to-silicon nitride selectivity is greater than 20-1.

91. The method of claim 63, wherein the silicon oxide-to-silicon nitride selectivity is greater than or equal to 30-to-1.

92. The method of claim 63, wherein the silicon oxide layer is formed directly above the silicon nitride layer.

93. The method of claim 63, wherein the silicon oxide is selected from the group consisting of undoped silicon oxide and doped silicon oxide.

94. The method of claim 63, wherein the silicon nitride layer is formed with an uneven topography.

95. The method of claim 63, wherein the semiconductor wafer further comprises two polysilicon conductors, wherein the silicon nitride layer is formed above the polysilicon conductors, and wherein the plasma etching forms an opening in the silicon oxide between the polysilicon conductors.

96. A method of etching a semiconductor wafer containing a silicon oxide layer formed over a silicon nitride layer, the method comprising plasma etching the semiconductor wafer using an etch environment that provides a silicon oxide-to-silicon nitride selectivity of greater than or equal to 10-to-1.

97. The method of claim 96, wherein the etch environment comprises a first gas selected from the group comprising CH_3F and CH_2F_2 .

98. The method of claim 97, wherein the etch environment further comprises a second fluorinated gas.

99. The method of claim 98, wherein the second fluorinated gas is selected from the group consisting of CF_4 and CHF_3 .

100. The method of claim 98, wherein the etch environment further comprises an inert gas.

101. The method of claim 100, wherein the inert gas is argon.

102. The method of claim 96, further comprising heating the semiconductor wafer during plasma etching.

103. The method of claim 102, wherein the method is performed within an etch chamber comprising a wafer chuck for holding the semiconductor wafer and an etch chamber side wall, and wherein heating the semiconductor wafer involves heating the wafer chuck.

104. The method of claim 103, wherein the wafer chuck is heated to at least about 30 degrees Celsius.

105. The method of claim 103, wherein the wafer chuck is heated to from about 30 to about 100 degrees Celsius.

106. The method of claim 102, wherein the method is performed within an etch chamber comprising a wafer chuck for holding the semiconductor wafer and an etch chamber side wall, and wherein heating the semiconductor wafer involves heating the etch chamber side wall.

107. The method of claim 106, wherein the side wall is heated to at least about 50 degrees Celsius.

108. The method of claim 106, wherein the side wall is heated to from about 50 to 100 degrees Celsius.

109. The method of claim 102, wherein the method is performed within an etch chamber comprising a wafer chuck for holding the semiconductor wafer and an etch chamber side wall, and wherein heating the semiconductor wafer involves heating the wafer chuck and heating the etch chamber side wall.

110. The method of claim 109, wherein the wafer chuck is heated to at least about 30 degrees Celsius, and wherein the side wall is heated to at least about 50 degrees Celsius.

111. The method of claim 109, wherein the wafer chuck is heated to from about 30 to about 100 degrees Celsius.

112. The method of claim 109, wherein the side wall is heated to from about 50 to 100 degrees Celsius.

113. The method of claim 112, wherein the silicon dioxide-to-silicon nitride selectivity is greater than or equal to 10-to-1 but less than or equal to 33-to-1.

114. The method of claim 113, wherein the silicon dioxide-to-silicon nitride selectivity is greater than or equal to 10-to-1 but less than or equal to 50-to-1.

115. The method of claim 96, wherein the silicon dioxide-to-silicon nitride selectivity is greater than or equal to 20-to-1.

116. The method of claim 115, wherein the silicon dioxide-to-silicon nitride selectivity is greater than or equal to 20-to-1 but less than or equal to 33-to-1.

117. The method of claim 116, wherein the silicon dioxide-to-silicon nitride selectivity is greater than or equal to 20-to-1 but less than or equal to 50-to-1.

118. The method of claim 96, wherein the silicon dioxide-to-silicon nitride selectivity is greater than or equal to 30-to-1.

119. The method of claim 118, wherein the silicon dioxide-to-silicon nitride selectivity is greater than or equal to 30-to-1 but less than or equal to 50-to-1.

120. The method of claim 96, wherein the silicon oxide layer is formed directly above the silicon nitride layer.

121. The method of claim 96, wherein the silicon oxide is selected from the group consisting of undoped silicon oxide and doped silicon oxide.

122. The method of claim 96, wherein the silicon nitride layer is formed with an uneven topography.

123. The method of claim 96, wherein the semiconductor wafer further comprises two polysilicon conductors, wherein the silicon nitride layer is formed above the polysilicon conductors, and wherein the plasma etching forms an opening in the silicon oxide between the polysilicon conductors.